I. INTRODUCTION
Millimeter wavelengths (MMW) are small enough to offer sufficient spatial resolution for imaging yet large enough to have low attenuation when passing through inclement weather conditions. This makes MMW imaging amenable for applications such as automotive collision avoidance systems.
The capability to penetrate articles of clothing and the high reflectivity contrast between the human body and metallic objects make MMW imaging suitable for concealed weapons detection. Furthermore, advances in silicon processes have developed devices that are capable of operating at these frequencies, which has led to the potential for low cost MMW imaging provided that the MMW circuit design can meet the challenging performance specifications for these applications. 
II. NOISE ANALYSIS
Beamforming requires accurate phase and amplitude estimates. At MMW frequencies, estimating the phase is a major challenge, and the phase noise contribution from each component in the receiver must be considered. For our performance specifications, we require that the timing jitter of the measured signal to be on the order of femtoseconds at the carrier frequency. Rather than estimate the phase at the carrier frequency, we first mix down to an intermediate frequency which will scale up the phase information and ease the requirements on the phase estimation. When the input signal is mixed with the LO generated by the PLL, the noise from the mixer, LNA, and PLL are added at the IF.
For imaging applications, we expect a single tone signal as opposed to a broadband signal from traditional communications systems. This simplifies the noise analysis and allows us to estimate the timing jitter contributed by the LNA, mixer, and PLL before the signal is digitized.
From the work presented in [1] , the mixer has a conversion gain of 26dB and a noise figure of 14dB. We can calculate the increase in noise floor caused by this circuit. Using the bandwidth of the mixer, we determine a noise power and then estimate the mean squared voltage noise. Assuming the noise is applied equally over the period of the sinusoid input, we divide the voltage noise by the expected slope at the zero crossing to obtain an estimate of the timing jitter caused by the mixer. For this mixer, the jitter is calculated to be about 40ps at the IF. We expect the LNA to have a gain of 20dB and a noise figure of 6dB at 770Hz [1] . Assuming a sinusoidal input waveform, we can estimate the timing jitter due to the LNA to
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be on the order of 90fs at the carrier frequency or 6.9ps at the IF.
These blocks contribute significant jitter but are still smaller than what we expect from the PLL due to the challenges of designing low phase noise MMW frequency synthesizers. We require that the system, particularly the PLL, have low jitter because jitter will corrupt the signal sent to the beamformer and degrade the image quality. However, we will leverage the oversampling from the IF to the kilohertz data rate to average the estimates and reduce the error caused by phase noise by a factor of 1000. This oversampling can relax the noise specifications on the PLL to approximately 1 ps of timing jitter, which is 77ps at the IF. This paper describes the circuit design to achieve this aggressive specification with a total power dissipation of less than 100mW.
III. PLL ARCHITECTURE
There have been a number of MMW frequency synthesizers Momentum and were sized with consideration given to the mutual inductance due to their close proximity to each other. The charge pump is a single-ended design with the switch placed at the source of the current sources and is based on a design presented in [6] . The up and down currents are designed for ImA. In this design, the cascode devices were removed to allow for a larger output swing to drive the VCO's varactors. The phase detector, charge pump, and CMOS divider stages were implemented using the process's thick oxide transistors, which allowed these circuits to operate with the same voltage supply level as the VCO and ECL dividers of 2.5V. This simplified the ECL to CMOS transition in the divider chain, and also increased the voltage range of the charge pump.
A passive second order loop filter was implemented on chip. The bandwidth of the loop filter was set to be 15MHz to balance the noise between the charge pump and VCO.
CppSim and its ancillary PLL Design Assistant were employed to determine the system dynamics and loop filter characteristics [7] . Momentum. These replicated models were then substituted into the extracted design for more accurate simulations.
IV. SIMULATION RESULTS
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The VCO has a simulated output frequency range of 72.7GHz to 76.4GHz. The output power of the PLL is -3dBm.
The VCO core consumes 18mW while the VCO buffer simulated phase noise using CppSim. The total simulated power dissipation is 97mW. At IMHz offset from the carrier, the phase noise is simulated to be about -85dBc/Hz. CppSim Simulated Phase Noise for Cell: plill _4, Lib: pll?? _rev, Sim: test.par
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., . Phase noise simulation of PLL using CppSim.
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consumes 34mW from a 2.5V supply. The remaining PLL I Carrier F req 66.89791451 GHz The operating frequency is lower than simulated. This is due to larger than expected parasitics from the components and interconnects in the varactors and cross-coupling 
